In this paper, a device design guideline of sub 60nm BT-FinFET (Body Tied Fin FET) DRAM cell transistor is proposed. The V T controllability and variation were compared for 3 different implant concepts (blanket, local channel, and asymmetric S/D) and 2 different fin active designs (uneven and straight active type). Those were systemically analyzed for sub 60nm BT-FinFET device. And finally, the optimal structure for mass production is discussed.
Introduction
Body tied FinFET cell DRAM has been intensively investigated [1] [2] to introduce this technology to mass production early as possible. And NWL (Negative Word Line) and damascene technology were successfully applied to 512M FinFET DRAM. Based on the damascene FinFET DRAM process, LCI (Local Channel Implantation) on FinFET was shown excellent data retention time owing to reducing unnecessary boron dopant at the n+ storage node and nregion. And <100> channel direction scheme was also introduced to increase the saturation current and speed by maximize the electron mobility. However, the boron dopant at the LCI region diffuses to the storage node resulting in unwanted junction leakage increment. And the saucer type uneven active was not effective for using <100> CW (Channel direction Wafer) [4] because it has a concaved channel direction. Therefore, we have investigated a design of active fin and channel V T control methods.
In this paper, we present several critical points of device design consideration of body tied FinFET DRAM such as the active fin design, NWL, refresh characteristics and FinFET V T control.
Experimental
The highly manufacturable 512M damascene BT-FinFET DRAM was integrated on p-type bulk Si (100) wafer by using 80nm body tied finFET process technology [2] (Fig. 1-(a) ). And LCI (Local Channel Implantation), Blanket and ASD (Asymmetric Source Drain) implantation methods ( Fig. 1-(b) ) were split on d-FinFET (damascene FinFET) DRAM having 2 different active designs (Fig. 2) . As can be seen clearly, straight active designed FinFET shows uniform fin width of 60nm from storage node edge "A" to bit line node edge "B" while uneven active FinFET shows thicker fin width at "B" side. The refresh characteristics of FinFET DRAM were evaluated for negative word line potential versus FinFET threshold voltage and 3 different implantation schemes.
Results and Discussion
The dynamic and static refresh characteristics of 512M d-FinFET were evaluated to find a relationship between NWL and V TC (Threshold voltage of Cell Tr.) of FinFET (Fig. 3) . It is shown that approximately -0.6 ~ -0.8V range of NWL potential was required to minimize both dynamic and static fail bit for a FinFET cell Tr. having low (~0.1V) cell threshold voltage. And the range can be increased when higher V TC was used because the dynamic refresh fail was suppressed at lower NWL where the increasing of static fail bit is still negligible. Therefore, the minimum V TC was found to accomplish the operational refresh margin. However, the threshold voltage adjustment is more difficult for thinner body FinFET due to segregation of boron at the 3D fin surface. And it is ultimately difficult for DRAM because storage node junction leakage current is very sensitive to increasing of boron dopant. ASD (Asymmetric Source Drain) implantation scheme was then applied to minimize the boron effects on storage node junction leakage. Fig. 4 shows ASD device having the lowest storage node junction leakage current over the blanket implant and LCI scheme. However, the bit line node leakage current difference was minimized which has negligible effect on refresh characteristics. In Fig. 6 , the threshold voltage controllability of uneven and straight type active design. ASD implantation was used and found that the V T control of uneven active FinFET can be easier than that of straight active. It was important result because the uneven active has been conventionally used to achieve enough alignment margins after gate pattering for bit line contact. Fig. 7 shows Id-Vg characteristics of ASD implanted FinFET DRAM cell. It indicates one cell transistor can have two different V T for operation conditions and V T of write "1" condition is about 350mV lower than read "1" condition. It is a great advantage that the data "1" can be easily written for ASD FinFET.
However, the threshold voltage distributions of both active designs indicate a demerit of uneven active FinFET cell transistor ( It is quit clear that RCAT or straight active design is acceptable for mass production. However, FinFET cell array transistor has several advantages over RCAT besides V T distribution for being used sub 60nm regime [1] . Therefore, based on these result, the optimal design scheme of FinFET DRAM is straight active combined with ASD or workfunction optimized gate since NWL (Negative Word Line) scheme was found to be an optimal solution for body tied FinFET DRAM.
Finally, the refresh characteristics of 3 different V T adjustment implant scheme were evaluated (Fig. 10 ) and found the ASD implanted 512M FinFET DRAM shows superior characteristics over the others. Fig. 11 shows the expected V T of sub 40nm FinFET cell DRAM by using 4.7 ~ 5.1eV gate material and minimum required V T can be lowered for FinFET with NWL and high workfunction gate material while maintaining minimum Ion/Ioff ratio requirement of 10 9 .
Conclusion
In this paper, we systemically analyze 80nm body tied FinFET cell array transistor DRAM for the fin active design and device design schemes. Based on consideration of V T controllability, distribution and refresh margin, straight active design with ASD (Asymmetric Source Drain) scheme was found to be the best structure for production of BT-FinFET DRAM.
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